Re: [patch] preemptive kernel, preemptive-2.3.52-A7

Subject: Re: [patch] preemptive kernel, preemptive-2.3.52-A7
From: Jamie Lokier (lk@tantalophile.demon.co.uk)
Date: Tue Mar 14 2000 - 10:00:47 PST

• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
• Next message: Richard Henderson: "Re: madvice and OSF/1"
• Previous message: Paul Jakma: "Re: [ILUG] How to load the new kernel"
• In reply to: Andrea Arcangeli: "Re: [patch] preemptive kernel, preemptive-2.3.52-A7"
• Next in thread: Manfred Spraul: "Re: [patch] preemptive kernel, preemptive-2.3.52-A7"
• Reply: Jamie Lokier: "Re: [patch] preemptive kernel, preemptive-2.3.52-A7"

Andrea Arcangeli wrote:
> The compiler barrier() are necessary indeed.

And can give better code on other CPUs -- register operations can be
interleaved into the multi-instruction inc/dec ops.

-- Jamie

• Next message: Richard Henderson: "Re: madvice and OSF/1"
• Previous message: Paul Jakma: "Re: [ILUG] How to load the new kernel"
• In reply to: Andrea Arcangeli: "Re: [patch] preemptive kernel, preemptive-2.3.52-A7"
• Next in thread: Manfred Spraul: "Re: [patch] preemptive kernel, preemptive-2.3.52-A7"
• Reply: Jamie Lokier: "Re: [patch] preemptive kernel, preemptive-2.3.52-A7"

This archive was generated by hypermail 2a22 : Sat Apr 01 2000 - 04:15:04 PST